

## Contents Page

1	Scope	
2	Normative references	
2.1	Approved references	
2.2	References under	
2.3	Other references	
3	Definitions, abbreviations, and conventions	
3.1	Definitions and abbreviations	
3.2	Conventions	
3.2.1	Precedence.	
3.2.2	Lists.	
3.2.3	Keywords.	
3.2.4	Numbering.	
3.2.5	Signal conventions.	
3.2.6	Bit conventions.	
3.2.7	State diagram conventions.	
3.2.8	Timing conventions.	
3.2.9	Byte ordering for data transfers.	
3.2.10	Byte, word and Dword Relationships.	
4	General operational requirements (See Volume 1	
5	I/O register descriptions (See Volume 1)	
6	Command descriptions (See Volume 1)	
7	Parallel interface physical and electrical requirements (See Volume 2)	
8	Parallel interface signal assignments and descriptions (See Volume 2)	
9	Parallel interface general operating requirements of the physical, data link, and transport layers (See Volume 2)	
10	Parallel interface register addressing(See Volume 2)	
11	Parallel interface transport Protocols (See Volume 2)	
12	Parallel interface timing (See Volume 2)	
13	Serial interface general overview	
13.1	Sub-module operation	
13.2	Standard ATA Emulation	
13.2.1	Software reset	
13.2.2	Master-only emulation	
13.2.3	Master/Slave emulation (optional)	
13.2.3.1	Software reset	
13.2.3.2	EXECUTE DEVICE DIAGNOSTICS	
13.2.3.3	Restrictions and limitations	
13.2.4	Standard ATA interoperability state diagrams	
13.2.5	IDENTIFY DEVICE command	
13.2.5.1	Word 0 - 46: Set as indicated in ATA/ATAPI-5	
13.2.5.2	Word 47: Multiword PIO transfer	
13.2.5.3	Word 48: Set as indicated in ATA/ATAPI-5	
13.2.5.4	Word 49: Capabilities	
13.2.5.5	Words 50 - 52: Set as indicated in ATA/ATAPI-5	
13.2.5.6	Word 53: Field validity	
13.2.5.7	Word 54 - 62: Set as indicated in ATA/ATAPI-5	
13.2.5.8	Word 63: Multiword DMA transfer	
13.2.5.9	Word 64: PIO transfer modes supported	
13.2.5.10	Word 65: Minimum Multiword DMA transfer cycle time per word	
13.2.5.11	Word 66: Device recommended Multiword DMA cycle time	
13.2.5.12	Word 67: Minimum PIO transfer cycle time without flow control	
13.2.5.13	Word 68: Minimum PIO transfer cycle time with IORDY	
13.2.5.14	Words 69-87: Set as indicated in ATA/ATAPI-5	

- 13.2.5.15 Word 88: Ultra DMA modes
- 13.2.5.16 Word 89 - 92: Set as indicated in ATA/ATAPI-5
- 13.2.5.17 Word 93: Hardware configuration test results
- 13.2.5.18 Words 94-255: Set as indicated in ATA/ATAPI-5
- 14 Serial interface physical layer
  - 14.1 Overview
  - 14.2 List of services
  - 14.3 Cables and connectors specifications
    - 14.3.1 Overview
    - 14.3.2 Objectives
    - 14.3.3 General descriptions
    - 14.3.4 Connector configurations and locations
      - 14.3.4.1 Configurations
      - 14.3.4.2 Locations
    - 14.3.5 Mating interfaces
      - 14.3.5.1 Device plug connector
      - 14.3.5.2 Signal cable receptacle connector
      - 14.3.5.3 Signal host plug connector
      - 14.3.5.4 Host receptacle connector
      - 14.3.5.5 Power cable receptacle connector
    - 14.3.6 Serial ATA cable
    - 14.3.7 Backplane connector configuration and blind-mating tolerance
    - 14.3.8 Connector labeling
    - 14.3.9 Connector and cable assembly requirements and test procedures
      - 14.3.9.1 Signal
      - 14.3.9.2 Housing and contact electrical requirements
      - 14.3.9.3 Mechanical and environmental requirements
      - 14.3.9.4 Sample selection
      - 14.3.9.5 Test sequence
  - 14.4 Low level electronics block diagram
    - 14.4.1 Diagram
    - 14.4.2 Physical plant overall block diagram description
    - 14.4.3 Analog front end (AFE) block diagram description
  - 14.5 General specifications
    - 14.5.1 System
  - 14.6 Module specifications
    - 14.6.1 Definitions
    - 14.6.2 Electrical specifications
    - 14.6.3 Differential voltage/timing (EYE) diagram
    - 14.6.4 Sampling jitter specifications
      - 14.6.4.1 Jitter output/tolerance mask
      - 14.6.4.2 Sampling differential noise budget
      - 14.6.4.3 Relationship of frequency to the jitter specification
      - 14.6.4.4 Sampling BER and jitter formulas
      - 14.6.4.5 Spread spectrum clocking (SSC) clarification
  - 14.7 Functional specifications
    - 14.7.1 Overview
    - 14.7.2 Common-mode biasing
    - 14.7.3 Matching
    - 14.7.4 Out of band signaling
      - 14.7.4.1 Idle bus status
      - 14.7.4.2 COMRESET
      - 14.7.4.3 COMINIT
      - 14.7.4.4 COMWAKE
      - 14.7.4.5 Design example
    - 14.7.5 Idle bus condition

- 14.7.6 Elasticity buffer management
- 14.7.7 Test considerations
  - 14.7.7.1 Physical plant as a system
    - 14.7.7.1.1 Test bit patterns and sequence characteristics
      - 14.7.7.1.1.1 Low transition density bit pattern sequences
      - 14.7.7.1.1.2 High transition density bit pattern sequences
      - 14.7.7.1.1.3 Low frequency spectral content bit pattern sequences
      - 14.7.7.1.1.4 Simultaneous switching outputs bit pattern sequences
      - 14.7.7.1.1.5 Composite bit pattern sequences
    - 14.7.7.1.2 Bit error rate testing - Informative
      - 14.7.7.1.2.1 Error-burst-rate-thresholding measurement – Informative
      - 14.7.7.1.2.2 Bit-error-rate measurements - Informative
    - 14.7.7.1.3 Frame error rate testing
      - 14.7.7.1.3.1 Frame error-rate patterns
      - 14.7.7.1.3.2 Frame error-rate measurements
    - 14.7.7.1.4 Loopback testing
      - 14.7.7.1.4.1 Loopback -- Far end retimed
      - 14.7.7.1.4.2 Loopback -- far-end analog (vendor specific)
      - 14.7.7.1.4.3 Loopback -- near-end analog (vendor specific)
    - 14.7.7.1.5 Test requirements
      - 14.7.7.1.5.1 Test requirements - non-compliant patterns
      - 14.7.7.1.5.2 Test requirements - compliant frame patterns
    - 14.7.7.1.6 Test requirements - loopback
      - 14.7.7.1.6.1 Test requirements - loopback - far-end retimed
      - 14.7.7.1.6.2 Test requirements - loopback - far-end analog (vendor specific)
      - 14.7.7.1.6.3 Test requirements - loopback - near-end analog (vendor specific)
    - 14.7.7.1.7 Test requirements - OOB signaling tests
      - 14.7.7.1.7.1 Power-on sequence
        - 14.7.7.1.7.1.1 Calibration
        - 14.7.7.1.7.1.2 Speed negotiation
      - 14.7.7.1.7.2 Interface power management sequences
        - 14.7.7.1.7.2.1 Partial
        - 14.7.7.1.7.2.2 Slumber
  - 14.7.7.2 Physical plant sub-modules
    - 14.7.7.2.1 Receiver
      - 14.7.7.2.1.1 Jitter tolerance
      - 14.7.7.2.1.2 Differential voltage
      - 14.7.7.2.1.3 Common-mode voltage
    - 14.7.7.2.2 Transmitter
      - 14.7.7.2.2.1 Jitter output
        - 14.7.7.2.2.1.1 Jitter measurements
        - 14.7.7.2.2.2 Differential voltage
        - 14.7.7.2.2.3 Common-mode voltage
        - 14.7.7.2.2.4 Rise/fall times
- 14.8 Interface power states
  - 14.8.1 Interface power state sequences
    - 14.8.1.1 Power-on sequence state diagram
      - 14.8.1.1.1 Host phy initialization state machine
      - 14.8.1.1.2 Device phy initialization state machine
    - 14.8.1.2 Power-on sequence timing diagram
    - 14.8.1.3 Partial/Slumber to on
      - 14.8.1.3.1 Host initiated
      - 14.8.1.3.2 Device initiated
    - 14.8.1.4 On to Partial/Slumber
      - 14.8.1.4.1 Host initiated

- 14.8.1.4.1.1 Detailed sequence
      - 14.8.1.4.2 Device initiated
        - 14.8.1.4.2.1 Detailed sequence
- 15 Serial interface Link layer
  - 15.1 Overview
    - 15.1.1 Frame transmission
    - 15.1.2 Frame receipt
  - 15.2 Encoding method
    - 15.2.1 Notation and conventions
    - 15.2.2 Character code
      - 15.2.2.1 Code construction
      - 15.2.2.2 The concept of running disparity
      - 15.2.2.3 Data encoding
      - 15.2.2.4 Encoding examples
      - 15.2.2.5 8b/10b valid encoded characters
        - 15.2.2.5.1 Data characters
        - 15.2.2.5.2 Control characters
    - 15.2.3 Transmission summary
      - 15.2.3.1 Transmission order
        - 15.2.3.1.1 Bits within a byte
        - 15.2.3.1.2 Bytes within a Dword
        - 15.2.3.1.3 Dwords within a frame
    - 15.2.4 Reception summary
      - 15.2.4.1 Disparity and the detection of a code violation
  - 15.3 Transmission overview
  - 15.4 Primitives
    - 15.4.1 Overview
      - 15.4.1.1 Primitive disparity
      - 15.4.1.2 Primitive handshakes
    - 15.4.2 Primitive descriptions
    - 15.4.3 Primitive encoding
    - 15.4.4 Abort primitive
    - 15.4.5 Continue primitive
      - 15.4.5.1 Scrambling of data following the continue primitive
    - 15.4.6 ALIGN primitive
    - 15.4.7 Flow control signaling latency
    - 15.4.8 Examples
  - 15.5 CRC calculation and scrambling of FIS contents
    - 15.5.1 CRC
      - 15.5.1.1 Relationship between scrambling of FIS data and repeated primitives
      - 15.5.1.2 Relationship between scrambling and CRC
  - 15.6 Link layer state diagrams
    - 15.6.1.1 Link idle state diagram
    - 15.6.1.2 Link transmit state diagram
    - 15.6.1.3 Link receive state diagram
    - 15.6.1.4 Link power mode state diagram
- 16 Serial interface Transport layer
  - 16.1 Transport layer overview
    - 16.1.1 FIS construction
    - 16.1.2 FIS decomposition
  - 16.2 Frame Information Structure ( FIS)
  - 16.3 Overview
  - 16.4 Payload content
  - 16.5 FIS types
    - 16.5.1 All FIS types
    - 16.5.2 Register - Host to Device

- 16.5.2.1 Description
  - 16.5.2.2 Transmission
  - 16.5.2.3 Reception
- 16.5.3 Register - Device to Host
  - 16.5.3.1 Description
  - 16.5.3.2 Transmission
  - 16.5.3.3 Reception
- 16.5.4 Set Device Bits - Device to Host
  - 16.5.4.1 Description
  - 16.5.4.2 Transmission
  - 16.5.4.3 Reception
- 16.5.5 DMA Activate - Device to Host
  - 16.5.5.1 Description
  - 16.5.5.2 Transmission
  - 16.5.5.3 Reception
- 16.5.6 DMA Setup – Device to Host or Host to Device (Bidirectional)
  - 16.5.6.1 Description
  - 16.5.6.2 Transmission
  - 16.5.6.3 Reception
- 16.5.7 BIST Activate - Bidirectional
  - 16.5.7.1 Description
  - 16.5.7.2 Transmission
  - 16.5.7.3 Reception
- 16.5.8 PIO Setup – Device to Host
  - 16.5.8.1 Description
  - 16.5.8.2 Transmission of PIO Setup by Device Prior to a Data Transfer from Host to Device
  - 16.5.8.3 Reception of PIO Setup by Host Prior to a Data Transfer from Host to Device
  - 16.5.8.4 Transmission of PIO Setup by Device Prior to a Data Transfer from Device to Host
  - 16.5.8.5 Reception of PIO Setup by Host Prior to a Data Transfer from Device to Host
- 16.5.9 Data - Host to Device or Device to Host (Bidirectional)
  - 16.5.9.1 Description
  - 16.5.9.2 Transmission
  - 16.5.9.3 Reception
- 16.6 Host transport states
  - 16.6.1 Host transport idle state diagram
  - 16.6.2 Host Transport transmit command FIS diagram
  - 16.6.3 Host Transport transmit control FIS diagram
  - 16.6.4 Host Transport transmit First-party DMA Setup – Device to Host or Host to Device FIS state diagram
  - 16.6.5 Host Transport transmit BIST Activate FIS
  - 16.6.6 Host Transport decompose Register FIS diagram
  - 16.6.7 Host Transport decompose a Set Device Bits FIS state diagram
  - 16.6.8 Host Transport decompose a DMA Activate FIS diagram
  - 16.6.9 Host Transport decompose a PIO Setup FIS state diagram
  - 16.6.10 Host Transport decompose a First-party DMA Setup FIS state diagram
  - 16.6.11 Host transport decompose a BIST Activate FIS state diagram
- 16.7 Device transport states
  - 16.7.1 Device transport idle state diagram
  - 16.7.2 Device Transport send Register – Device to Host state diagram
  - 16.7.3 Device Transport send Set Device Bits FIS state diagram
  - 16.7.4 Device Transport transmit PIO Setup – Device to Host FIS state diagram
  - 16.7.5 Device Transport transmit Legacy DMA Activate FIS state diagram

- 16.7.6 Device Transport transmit First-party DMA Setup – Device to Host FIS state diagram
- 16.7.7 Device Transport transmit Data – Device to Host FIS diagram
- 16.7.8 Device Transport transmit BIST Activate FIS diagram
- 16.7.9 Device Transport decompose Register – Host to Device state diagram
- 16.7.10 Device Transport decompose Data (Host to Device) FIS state diagram
- 16.7.11 Device Transport decompose DMA Setup – Host to Device or Device to Host state diagram
- 16.7.12 Device Transport decompose a BIST Activate FIS state diagram
- 17 Serial interface device command layer protocol
  - 17.1 Power-on and COMRESET protocol diagram
  - 17.2 Device Idle protocol
  - 17.3 Software reset protocol
  - 17.4 EXECUTE DEVICE DIAGNOSTIC command protocol
  - 17.5 DEVICE RESET command protocol
  - 17.6 Non-data command protocol
  - 17.7 PIO data-in command protocol
  - 17.8 PIO data-out command protocol
  - 17.9 DMA data-in command protocol
  - 17.10 DMA data out command protocol
  - 17.11 PACKET protocol
  - 17.12 READ DMA QUEUED command protocol.....
  - 17.13 WRITE DMA QUEUED command protocol
- 18 Serial interface host adapter register interface
  - 18.1 SStatus, SError and SControl registers
    - 18.1.1 SStatus register
    - 18.1.2 SError register
    - 18.1.3 SControl register
- 19 Serial interface error handling
  - 19.1 Architecture
  - 19.2 Phy error handling overview
    - 19.2.1 Error detection
    - 19.2.2 Error control actions
      - 19.2.2.1 No device present
      - 19.2.2.2 OOB signaling sequence failure
      - 19.2.2.3 Phy internal error
    - 19.2.3 Error reporting
  - 19.3 Link error handling overview
    - 19.3.1 Error detection
    - 19.3.2 Error control actions
      - 19.3.2.1 Invalid state transitions
    - 19.3.3 Error reporting
  - 19.4 Transport error handling overview
    - 19.4.1 Error detection
    - 19.4.2 Error control actions
      - 19.4.2.1 Internal errors
      - 19.4.2.2 Frame errors
      - 19.4.2.3 Protocol and state transition errors
    - 19.4.3 Error reporting
  - 19.5 Software error handling overview
    - 19.5.1 Error detection
    - 19.5.2 Error control actions